

Fig. 1




Fig. 2




Fig. 3




Fig. 4

500 501 502 503 504 505 506
Header Block 1 Block 2 Block 3 Block 4 Block 5 Block 6






Fig. 5

Fig. 6






Fig. 7




Fig. 8




Fig. 9A




Fig. 9B




Fig. 9C




Fig. 10




Fig. 11




Fig. 12




Fig. 13




Fig. 14




Fig. 15




Fig. 16




Fig. 17




Fig. 18




Fig. 19A




Fig. 19B




Fig. 19C

8b code	9 bit symbol
0 0 0 0 0 0 0 0	1 0 1 0 1 0 1 0 1
0 0 0 0 0 0 0 1	1 0 1 0 1 0 1 0 0
0 0 0 0 0 0 1 0	1 0 1 0 1 0 1 1 1
⋮	
0 1 0 1 0 1 0 1	0 0 1 0 1 0 1 0 1
⋮	
0 1 1 1 0 1 1 0	0 0 1 1 1 0 1 1 0
0 1 1 1 0 1 1 1	1 0 0 1 0 0 0 1 0
⋮	
1 1 1 1 1 1 1 1	1 1 0 1 0 1 0 1 0

Fig. 20

Block Disparity +4




Fig. 21A




Fig. 21B




Fig. 21C




Fig. 22




Fig. 23




Fig. 24




Fig. 25




Fig. 26




Fig. 27




Fig. 28




Fig. 29




Fig. 30




Fig. 31

Input Queue			3201		
Port	R/W	Address	Data	Valid	Port
3	R	1000		1	3
4	W	4000	10...1	0	
3	W	1000	111...0	0	
3	R	2000		1	3
	:			:	101...1

Output Queue			3202		
Port	R/W	Data	Valid	Port	Data
			1	3	11...0
			0		
			0		
			1	3	
				:	
				:	

Fig. 32




Fig. 33




Fig. 34




Fig. 35




Fig. 36




Fig. 37A




Fig. 37B




Fig. 38A




Fig. 38B




Fig. 39A




Fig. 39B




Fig. 40




Fig. 41




Fig. 42A

$$[V^{N-1}, V^N] = [0, 0]$$




Fig. 42B




Fig. 42C




Fig. 43




Fig. 44

LD = 1, iHF = 0, iPTR = "001000000" LD = 1, iHF = 1, iPTR = "000000100"




Fig. 45

OVERRUN SHIFT EXTEND




Fig. 46




Fig. 47A




Fig. 47B




Fig. 48A




Fig. 48B




Fig. 49A




Fig. 49B